Sigrity Aurora 17.4 provides a workflow to do post layout Return Path analysis in any design. In this video, I’ll go over the step by step process, How to do Return Path Analysis using Sigrity Aurora 17.4 on Data buses using the workflow manager.
🎥Video Timeline:
[00:00] Video Introduction
[00:41] Open the Board File in Sigrity Aurora 17.4
[01:06] Setup Return Path Workflow
[01:42] Create Directed Signal Groups
[03:16] Run the Simulation & View Results
[05:38] View Simulation Results WRT Reference Planes
[06:36] Outro
▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
✦ Important Cadence Links:
▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
Register for your free trial of Cadence Sigrity TopXplorer tool:
Read more about post-layout simulation here:
▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
✦ EsteemPCB Courses on Udemy:
▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
QUERIES SOLVED
â—‹ How to do Return Path Analysis using Sigrity Aurora 17.4
â—‹ Return path simulation
â—‹ How to Simulate Return Path
â—‹ PCB Return Path Tutorials / Return-path Simulation Tutorial
â—‹ Return path Analysis and Simulation of Return Path
â—‹ Simulation of Return Path in Cadence
â—‹ Simulation of Return Path in PCB design
#returnpath #simulation #cadence
Email: esteempcb.info@gmail.com